[Search for users] [Overall Top Noters] [List of all Conferences] [Download this site]

Posting history for user ISEQ::COFFEY

10 notes across 2 conferences

Summary of Posts

Click on conference filespec to scroll down to

Conference	Total Posts	Conference Title
marvin::vhdl	6	VHDL
ecadsr::verilog_vhdl	4	verilog

Conference ecadsr::verilog_vhdl (verilog)

4 posts

TOPIC	13.0	System Simulation using VHDL
	13.1	`Tue Nov 03 1992 07:07`	Try the Synopsys demo's.	9 lines
	13.5	`Tue Jan 19 1993 09:02`	I'll second that.	8 lines
TOPIC	15.0	`Thu Feb 11 1993 19:22`	Synopsys notes file?	4 lines
	15.2	`Fri Mar 26 1993 14:06`	Well.. almost!	15 lines

Conference marvin::vhdl (VHDL)

6 posts

TOPIC	79.0	`Fri Dec 18 1992 01:04`	ANy EISA models out there?	8 lines
TOPIC	80.0	`Fri Feb 12 1993 00:22`	Synopsys interest?	3 lines
TOPIC	83.0	? Ontario VHDL ?
	83.2	`Fri Apr 23 1993 13:58`	I thought leapfrog was Cadence.	9 lines
TOPIC	85.0	`Wed Apr 28 1993 13:02`	Structural ASIC simulation.	7 lines
	85.2	`Thu Apr 29 1993 17:20`	Why should pre-layout be any faster?	41 lines
	85.5	`Fri Apr 30 1993 18:03`	We have done some static analysis	47 lines

Additional information

First Post:	`Tue Nov 03 1992`
Last Post:	`Fri Apr 30 1993`
# Topics:	4
# Replies:	6
# We have note bodies for:	0

Total memory used by this script: 685,232 (2,097,152)